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1571 ABSTRArn 
A new read gate design for the vertical Bloch line 
(VBL) memory is disclosed which offers larger operat- 
ing margin than the existing read gate designs. In the 
existing read gate designs, a current is applied to all the 
stripes. The stripes that contain a VBL pair are 
chopped, while the stripes that do not contain a VBL 
pair are not chopped. The information is then detected 
by inspecting the presence or absence of the bubble. 
The margin of the chopping current amplitude is very 
small, and sometimes non-existent. A new method of 
reading Vertical Bloch Line memory is also disclosed. 
Instead of using the wall chirality to separate the two 
binary states, the spatial deflection of the stripe head is 
used. Also disclosed herein is a compact memory which 
uses vertical Bloch line (VBL) memory technology for 
providing data storage. A three-dimensional arrange- 
ment in the form of stacks of VBL memory layers is 
used to achieve high volumetric storage density. High 
data transfer rate is achieved by operating all the layers 
in parallel. Using Hall effect sensing, and optical sensing 
via the Faraday effect to access the data from within the 
three-dimensional packages, an even higher data trans- 
fer rate can be achieved due to parallel operation within 
each layer. 
8 Claims, 18 Drawing Sheets 
Annihilator Q W  
Major line n 
https://ntrs.nasa.gov/search.jsp?R=20080004762 2019-08-30T02:38:57+00:00Z
U.S. Patent July 25, 1995 Sheet 1 of 18 5,436,861 
2-811 Periodic 
Storage Cell Minor Loops I 
C 
3 
.- 
Bubble I 
Garnet Groovlng for 
Stripe Stabilltallon 
Q, 
S 
3 
L- 
O .- E- 
U m a) 
K 
Hard Magnetic Films 
for Bil Stabilitallon 
I 
Sample VBL 
Bit Positions 
FIG. 10 
PRIOR ART 
2-811 Perlodic 
Storage Cell 1 Minor Loops 
Bubble 
FIG. Ib 
PRIOR ART 
U.S. Patent July 25, 1995 Sheet 2 of 18 5,436,861 
1 vrn scratch protection oxide or nitride 
0.1 pm permalloy 
0.6 pm oxide or nitride insulator 
0.3 pm aluminum 
5OO&CoPt - 
0.6 prn oxide or nitride insulator 
0.3 pm aluminum 
0.6 um oxide or nitride insulotor 
I / -- - -- - - 
chromium 5d ' F a n a r i a t i o n  photo'resist Clm silicon 
dioxide insulator 
Ion implantation 
2 pm garnet 
FIG. 2 
PRIOR ART 
US. Patent July 25, 1995 Sheet 3 of 18 5,436,861 
1 
FIG.3 a 
PRIOR ART 
In-plane field stabllized stripe 
0 
Stray 
in-plan field 
1 
Magnetization 
static 
h-plane field 
0 
Magnetization 
FIG. 3 b  
PRIOR ART 
U.S. Patent 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 
I 
1 
I 
I 
I 
I 
July 25, 1995 Sheet 4 of 18 
I 
FIG. 4 
PRIOR ART 
190 Oe 
FIG. 5a 
PRIOR ART 
185 Oe 
FIG. 5b 
PRIOR ART 
 183 Oe 
5,436,861 
FIG. 5c  
PRIOR ART 
U.S. Patent July 25, 1995 Sheet 5 of 18 
h (d) 175 Oe 
_ _  
FIG. 5d 
PRIOR ART 
5,436,861 
FIG. 6 
PRIOR ART 
US. Patent July 25, 1995 Sheet 6 of 18 5,436,861 
n + 
h + 
Y 
U.S. Patent July 25,1995 Sheet 7 of 18 5,436,861 
I 
y 
FIG. 8 
PRIOR ART 
U.S. Patent July 25,1995 Sheet 8 of 18 5,436,861 
FIG. 9 
PRIOR ART 
U.S. Patent 
- 
Y 
L 
m 
I 
a 
\L 
t 
6 
July 25,1995 
0 0 
Sheet 9 of 18 5,436,861 
n 
e -
n 
- 
7 
3 
t 
i 
0 %  
r 0 0 7- 
U.S. Patent July 25, 1995 Sheet 10 of 18 5,436,861 
E? 
0 0 
0 
U.S. Patent 
U 
July 25, 1995 Sheet 11 of 18 5,436,861 
c 
c 
cj 
ii 
U.S. Patent 
U 
July 25, 1995 Sheet 12 of 18 5,436,861 
0 
P 
0 
II 
0 
rl 0 c 
c 
(3 
E 
US. Patent July 25, 1995 Sheet 13 of 18 5,436,861 
STRIPE CHOPPING STRIPE EXPANSION CONDUCTOR 
CONDUCTORS 
"B" STRIPE CHOPPING CONDUCTORS 
CONDUCTORS 
FIG. 12b 
FIG. 12c 
BIAS FIELD@ 
U.S. Patent July 25, 1995 Sheet 14 of 18 5,436,861 
FIG. 13a 
FIG. 13b 
FIG. 13c 
BIAS FIELD @ 
BIAS FIELD @ 
U.S. Patent July 25, 1995 Sheet 15 of 18 5,436,861 
ReaWtite Gates ReaWrite Gates 
VBL Storage Minor Loops I I 
f 
1 
Major Une 
i 
9 
e 
0 e 
r l  Stripe Detector 
Major Une 
i 
P 
Stripe Detector n 
FIG. 14 
U.S. Patent July 25, 1995 Sheet 16 of 18 5,436,861 
Layer 1 
Layer 2 
Layer N 
FIG. 15 
US. Patent July 25,1995 Sheet 17 of 18 5,436,861 
FIG. 16 
US. Patent July 25,1995 Sheet 18 of 18 5,436,861 
Layer 
Layer 
layer 
FIG. I ?  
5,436,861 
1 2 
with a size calculated to be much less than 1 pm. The 
VBL pair is bound together energetically by VBL de- 
magnetizing field energy and magnetic exchange en- 
ergy. 
A number of articles on VBL memory have been 
published are listed herein by way of background refer- 
ence: 
1. “Vertical Bloch Line Memory” by R. R. Katti, J. 
C. Wu and H. L. Stadler; 1990 NASA Space Engineer- 
10 ing Research Center-Symposium on VLSI Design, 
pgs. 8.3.1 to 8.3.20. 
2. “Integrated Vertical Bloch Line Memory” by R. 
R. Katti, J. C. Wu and H. L. Stadler; 1990 NASA Tech- 
nology 2000 Conference Proceedings, pgs. 25-33. 
3. “Design and Characteristics for Vertical Bloch 
Line Memory Using Ring-Shaped Domain” by H. Mat- 
sutera, K. Mizuno and Y. Hidaka; IEEE Transactions 
on Magnetics, Vol. Mag-23, No. 5, September 1987, 
Vertical Bloch Line (VBL) Memory is a recently pgs. 2320-2325. 
conceived, integrated, solid-state, block-access, VLSI 2o 4. “Operation of a VBL Memory write Gate” by J. 
memory which Offers the potential Of 1 Gbit/cm2 areal c. WU and F. B. Humphrey; IEEE Transactions on 
storage density, gigabit per second data rates, and sub- Magnetics, vol. Mag-21, No. 5, September 1985, pgs. 
millisecond average access times simultaneously at rela- 1773-1775. 
tively low mass, volume, and power values when com- 5 .  “chip Organization of BlWh ~i~~ M~~~~~~~ by T. 
pared to alternative technologies. VBLs are micromag- 25 s U z ~ ,  H. Asad% K. M ~ ~ ~ ~ ~ ~ ~ ,  E. ~ ~ j i ~ ,  Y. saegusa, 
netic structures within magnetic domain walls which K. Morikawa, K. Fujimoto, M. Shigenobu, K. N.&&i, 
can be manipulated using magnetic fields from inte- H. ~ a k ~ ~ ~ ~ ,  y. Hid&, and S .  Konishi; IEEE T ~ ~ ~ ~ -  
grated conductors. The presence Or absence Of VBL actions on Magnetics, Vol. Mag-22, No. 5,  September 
pairs are used to store binary information. At present, 1986, pgs. 784789. efforts are being directed at developing a single-chip 30 by F. B. Hum- 
phrey and J. C. Wu; IEEE Transactions on Magnetics, memory using 25 Mbit/cm2 technology in magnetic garnet material which integrates, at a single operating Vol. Mag-21, No. 5, September 1985, pgs. 1762-1766. point, the writing, storage, reading and amplification 
functions needed in a memory. The densities are a func- STATEMENT O F  THE INVENTION 
tion of stripe width and line feature width, which are 35 
defined respectively by the magnetic garnet In accordance with the present invention, improve- ments are made in vertical Bloch line (VBL) memory. and the lithographic process. 
in magnetic domains in magnetic A new read gate design for the vertical Bloch line 
a bit-cell location defines a binary ‘ 4 1 ~ 7  and “ ~ 7 ,  respec- ing margin than the existing read gate designs. In the 
tively. Input to the chip is performed by converting existing read gate designs, a current is applied to all the 
currents into magnetic bubbles and then into VBL pairs. The s t r i p  that contain a VBL Pair are 
Output sensing is performed by converting VBL pairs chopped, while the stripes that do not contain a VBL 
into magnetic bubbles and sensing magnetic bubbles 45 PA! are not chopped- The idOrmation is then detected 
magnetoresistively. by mspecting the presence or absence of the bubble. 
One prior art design uses the magnet garnet, (BiYGd- The mar& of the chopping c ~ ~ e n t  amplitude is very 
HoCa)3(FeGeSi)5012, as the storage medium. The small, and sometimes non-existent. 
thickness, stripe width, collapse field, saturation mag- In the improved deign, all the stripes are chopped 
netization, and anisotropy field of the film is approxi- 50 independently of whether they contain a VBL pair or 
mately 2.4 pm, 2.4 pm, 230 Oe, 450 Oe, and 1800 Oe, not. The information is then detected by inspecting the 
respectively. The film is grown epitaxially on a non- state number of the bubbles. The bubble generated from 
magnetic gadolinium-gallium-garnet (GGG) substrate. a stripe with a VBL pair has two VBLs in it, and the 
These films are transparent but also have a large Fara- bubble generated from a stripe without a VBL pair has 
day rotation, so that magnetic stripes, magnetic bubbles, 55 no VBLs. The bubbles containing two VBLs propagate 
and, under certain conditions, VBLs can be observed in the direction of the magnetic field gradient, while the 
magneto-optically with polarized light using the Fara- bubbles containing no VBLs (unichiral bubbles) propa- 
day effect in a polarized light microscope. gate at roughly 45 degrees to the field gradient. Thus, a 
The magnetic garnet has perpendicular magnetic sorter can be used to separate the unichiral bubbles from 
anisotropy so that magnetization lies perpendicular to 60 the bubbles containing two VBLs, SO that all the unichi- 
the film plane, with the bulk of the film magnetized in ral bubbles are removed from the data string before it 
one direction, and the stripes in the opposite direction. reaches the bubble detector. This improvement has a 
A magnetic domain wall is the boundary between the wide chopping current margin and improves the reli- 
stripe magnetization and the magnetization of the rest of ability of the read operation. 
the film. A twist of magnetization in the domain wall in 65 A new method of reading Vertical Bloch Line mem- 
the plane of the film is a VBL, and two such twists form ory is also disclosed. Instead of using the wall chirality 
a VBL pair. If the chirality, or sense of rotation, of the to separate the two binary states, the spatial deflection 
VBLs in the wall is the same, the VBL pair is stable, of the stripe head is used. 
VERTICAL BLOW LINE MEMORY 
ORIGIN OF INVENTION 
formace of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
TECHNICAL FIELD 
The present invention relates generally to vertical 
Bloch line memory systems and more particularly to 
improvements in such memory systems. The improve- 
ments relate to read gate design, methods of reading 
data and a three-dimensional configuration for increas- l5 
ing volumetric storage efficiency. 
The invention described herein was made in the per- 5 
BACKGROUND ART 
6. “Vertical Bloch Line 
In a VBL memory, information is stored using VBL These improvements the 
The presence or absence of a vertical Bloch line pair in 4 (VBL) memory is disclosed which offers larger operat- 
5,436,86 1 
3 4 
The dynamic motion of the stripe head may be uti- 
lized to improve the robustness of the readback process 
in VBL memory. The direction of motion of the stripe 
head depends on whether or not vertical Bloch lines 
exist in the stripe head. Upon stripe head expansion, the 5 der and output detector; 
stripe head can then be located in one of two locations, 
depending on the presence or absence of vertical Bloch expanding bubble in the major line expander and Output 
lines. The difference in location can then be used to 
FIG. 10, comprising FIGS. loa, 106, 1Oc and lOd, is a separate binary data and achieve readback. memory which 10 drawing which depicts the read gate design principle of 
uses vertical Bloch line (VBL) memory technology for prior art VBL memories; 
FIG. 11, comprising FIGS. l la ,  116, l l c  and l ld,  is a providing data storage. A three-dimensional arrange- drawing which depicts the operation of the improved ment in the form of stacks of VBL memory layers is VBL memory read gate design of the present invention; 
FIG. 12, comprising FIGS. lk, 126 and 12, is a used to achieve high volumetric storage density. High 15 
in parallel. Using Hall effect sensing, and optical sensing ing VBL memory in accordance with the present inven- 
via the Faraday effect to access the data from within the tion wherein a stripe contains no 
three-dimensional packages, an even higher data trans- FIG. 13, comprising FIGS. 13a, 136 and 1 3 ~ ,  is an 
fer rate can be achieved due to parallel operation within 20 illustration similar to that of F I ~ .  12 but wherein a 
each layer. stripe head does contain a Bloch line pair; 
The proposed technology is solid-state and radiation FIG. 14 is a schematic areal layout of a module used 
hard. These features are expected to enhance reliability, in the three-dimensional VBL memory system of the 
into the hundreds of thousands of hours of operation present invention; 
before failure, and to facilitate the use of computer 25 FIG. 15 is a three-dimensional view of a three-dimen- 
systems in harsh environments including spaceflight. sional VBL memory of the invention wherein mag- 
The relative simplicity of this system is expected to netoresistive readout is used; 
eliminate potential problems that are present in the prior FIG. 16 is a schematic areal layout of a module for 
art, and to facilitate mass manufacturing. the three-dimensional VBL memory system using Hall 
FIG. 7, comprising FIGS. 7a, 76, 7c, 7d and 7e, is a 
schematic illustration used to explain the principle of 
operation of the major line in a prior art VBL memory; 
FIG. 8 is a layout drawing of a Prior art VBL expan- 
FIG. 9 is a drawing of a computer simulation of an 
Of the prior art drawing Of 8 
Also disclosed herein is a 
data transfer rate is achieved by Operating the layers sequential illustration of the improved method of read- 
pair; 
30 effect sensing; and 
FIG. 17 is a three-dimensional view of the three-di- OBJECTS OF THE INVENTION 
It is therefore a principal object of the present inven- 
tion to provide an improved vertical Bloch line memory 
wherein the improvement comprises a unique read gate 
which improves the reliability of the read operation. 
It is an additional object of the invention to provide 
an improved vertical Bloch line memory wherein the 
improvement comprises a method of using the dynamic 
motion of the stripe to read binary data instead of rely- 
ing on wall chirality to read data. 
It is still an additional object of the invention to pro- 
vide an improved vertical Bloch line memory utilizing a 
ating VBL memory layers. 
mensional VBL memory system using optical readout. 
DETAILED DESCRIPTION OF THE 
INVENTION 
The prior art device is divided into four main func- 
tional areas. First, the VBL storage area is designed to 
confine and stabilize stripe domains. Second, read/write 
gates are needed to convert VBLS to bubbles which are 
40 used for input and output. Third, a major line is needed 
for propagating bubbles which are used for input and 
output. Fourth, the output detector is needed for gener- 
for a VBL chip is shown schematically in FIG. 1. 
The VBL memory is built with ten mask layers as 
shown in FIG. 2. Three metal mask layers are used for 
35 
three-dimensional stack configuration of parallel oper- ating the output signal voltage. A architecture 
45 
BRIEF DESCRIPTION OF THE DRAWINGS 
ne aforementioned objects and advantages of the 
present invention as well as additional objects and ad- 
providing the Contact pads and conductors which Con- 
trol the strip generator, read/write gates, gen- 
erator, and major line. Si02 and photoresist are used for 
50 insulating metal layers, and a window mask is used to vantages thereof will be more fully understood herein- after as a result of a detailed description of a preferred open vias and contacts when needed between metal 
layers. Two ion implantation mask steps, using 150 keV embodiment when taken in conjunction with the fol- 
Ne+ ions at a dosage of 4~ lo15 ions/cm2, are used so lowing drawings in which: 
illustration of a prior art vertical Bloch line memory 55 ,Jm thick are created in the garnet film which create 
architecture; stable locations for VBL stripe domains in the presence 
memory device; mask layer is used in the major line to inhibit VBL 
FIG. 3 comprising FIGS. 3(~) and 3@) is a Schematic formation in the input/output bubbles. A permalloy 
illustration of a VBL stripe storage structure; 60 (Nio,gFa,2) mask deposition is used to develop a mag- 
FIG. 4 is a layout drawing of VBL memory Compo- netoresistive sensor which senses magnetic bubbles at 
nents; the output and produces output voltages. A cobalt-alloy 
FIG- 5 comprising FIGS. 5(a) to 5(d) prior art is a (i.e. Copt) mask deposition is used for creating bit cells 
drawing of computer simulation results of stable stripe for VBL pairs along the walls of stripe domains. In test 
formation; 65 chips, a 5 nm thick Cr mirror layer is used to assist in 
FIG. 6 is a graphical illustration of the computed stripe, bubble, and VBL observation using the magneto- 
periodic magnetic field profile of prior art VBL bit- optic Faraday effect during testing. 
stabilized wells; STRIPE AND BIT STABILIZATION 
comprising and l(b) is a schematic that, after etching, groove which are 0.2 , ~ m  and 0.4 
is a cross-sectional drawing ofa prior art VBL of the applied bias field. An additional ion implantation 
5,436,861 
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Data in the form of VBL pairs are stored in the do- the read/write gate which inserts a VBL pair into the 
main walls of arrays of stripe domains as depicted in stripe, and the stripe is then allowed to relax into the 
FIG. 3. The stripes are physically located in grooved grooving. 
regions in the garnet, as shown schematically in FIG. 1 MAJOR LINE AND OUTPUT DETECTOR 
and in the design layout in FIG. 4. The grooving allows 5 The major line consists of a bubble nucleator for 
selecting the bias field so that stripes are stable when the converting input signal currents into bubbles, a track for 
other chip functions, including the major line, are oper- propagating bubbles from the nucleator to the read/- 
ating. The demagnetizing field produced by the bias write gates and from the read/write gates toward the 
field at the edge of grooved regions also serves to hold output, an output detector for converting the demagne- 
the stripe end and produce a stabilizing, effective edge- 10 tizing field from bubbles into output voltages, and an 
affinity magnetic field. Results from a supercomputer expander which is used to stretch a bubble to a desired 
simulation of the formation of stable stripes in grooved length to provide a satisfactory signal-to-noise ratio at 
garnet are shown in FIG. 5. The computations were the output. These structures are now discussed. 
performed at 1 nsec time steps, and the computed stripe A hairpin conductor is used for the nucleator. When 
domain shape is shown at 40 nsec intervals. 15 a current is applied, such a conductor produces a mag- 
Bit stabilization is used to stabilize VBL pairs along netic field which is concentrated at the center of the 
the stripe, as shown in FIGS. 1, 3 and 4. A periodic hairpin. T h i s  field is used to generate bubbles which are 
potential is placed along the stripe by an array of Copt used to transmit binary information to the VBL stripes 
bars. For the Copt, the saturation magnetization, coer- via the read/write gates. 
civity, geometry, and spacing from the garnet are 20 The propagation track in the major line consists of 
chosen to provide a sufficient field of approximately 5 two levels of conductors. Each conductor is a serpen- 
Oe at the VBL stripe. This field value is currently con- tine arrangement of hairpin conductors which provide 
sidered to be enough to provide fields which create local magnetic field variations which form “waves” of 
potential wells for the VBL pairs without disrupting the stable positions for the bubbles down the track. The 
VBL pairs and moving stripes away from their groove- 25 conductors are physically phase shifted by 90 degrees to 
stabilized positions. The computed bit stabilization field effect propagation. The principle of operation of the 
profile at the end of an array with a 2 pm bit period is major line is shown in FIG. 7. The layout of the major 
shown in FIG. 6. The distance between the Copt and line track, along with the bubble nucleator and two 
the garnet film is a parameter in the graph. The perio- read/write gates and grooves, is shown in FIG. 4. 
dicity in the field profile is clearly evident. The output detector consists of a rectangular strip of 
Propagation of the VBL pairs, around the bit cells permalloy which is magnetoresistive. When a magnetic 
and to the read/write gates, can be achieved in two field as from a magnetic bubble is placed near the sen- 
ways. First, a vertical pulse field can be applied which sor, the resistance changes. When a reference current is 
presses, or rocks, the stripe against the groove wall issued to the sensor, the presence or absence of a bubble 
which gyrotropically causes VBL pairs to propagate 35 induces two different voltage levels to be generated 
down the stripe. Second, an in-plane field can be applied which define binary ‘‘l’s” and “0’s”. If it is necessary to 
which directly causes VBL pairs to advance along the maximize common-mode rejection from stray magnetic 
stripes’ walls. fields, two magnetoresistive sensors, including the ac- 
READ/WRITE GATES tual sensor and a dummy sensor are used which can be 
Read/Write gates are used to convert VBL pairs in 40 measured differentially. Since the signal from the mag- 
stripes into bubbles during the read process, and con- netoresistive sensor is increased if longer elements with 
vert bubbles into VBL pairs during the write process. It greater electrical resistance are used, the sensor length 
is necessary to read and write both “l’s” and “0’s” cor- can be increased. Bubbles can be stretched in length to 
rectly. Nondestructive readback is presently achieved provide fields for the lengthened sensor by widening 
by using a current in conductors to bring the end of a 45 the bubble track as the bubble approaches the sensor. 
stripe out of its groove into the read/write gate and into The combined output sensor and expanding major line 
the presence of another conductor. If no VBL pair is are shown in FIG. 8, where only one propagation metal 
present at the end of the stripe, the sense of the magneti- layer in the major line is shown for clarity. A supercom- 
zation direction in the stripe wall causes the stripe to be puter simulation, shown at 40 nsec intervals after being 
difficult to chop with the field from a conductor be- 50 computed at 1 nsec intervals, of a bubble being 
cause of exchange energy. The stripe is then returned to stretched and then unstretched as it passes through the 
its stable position in the grooving. However, if a VBL expander and detector is shown in FIG. 9. 
pair is present, one VBL is brought into the read/write The principle of the existing VBL memory read gate 
gate while the other VBL remains in the grooving, so designs is further illustrated in FIG. 10. In FIG. lOa, 
the chirality of the stripe wall is in the same direction 55 four stripes are shown to contain a “IOOl” data pattern, 
which readily allows it to be chopped. The chopped where a VBL pair and no VBL pair in the stripe head 
portion of the stripe becomes a bubble which can be represent a 1 and 0, respectively. During a read opera- 
propagated to the output for sensing, while the stripe tion, the stripe head is stretched, and the VBL pair is 
returns to the grooved region and recreates a VBL pair separated into two single VBL‘s, located on the oppo- 
leaving the information intact. 60 site sides of the chopping conductor, as shown in FIG. 
Writing is achieved by bringing a bubble from the lob. For the stripes that contain a VBL pair (e.g., stripes 
nucleator and major line to the desired read/write gate. A and D), the magnetizations of the two side walls in 
If a bubble is present, when the stripe is subjected to a the chopping conductor gap are parallel. For the stripes 
field to bring it into the read/write gate, the stripe does that contain no VBL pairs (e.g., stripes B and C) , the 
not get drawn into the read/write gate because of mag- 65 magnetization of the two sides walls in the chopping 
netostatic repulsion between the bubble and the end of conductor gap are anti-parallel. Due to the difference in 
the stripe. Therefore, no writing to the stripe occurs. If the exchange energy of these two kinds of stripes, there 
a bubble is not present, the stripe is brought rapidly into is a slight difference in their chopping currents. The 
30 
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stripes having a parallel side wall magnetization are 
easier to chop. As shown in FIG. lOc, whm the chop- 
ping current is less than 11, none of the stripes are 
chopped. When the chopping current is between 11 and 
12, some of the parallel-side-wall stripes are chopped. 
Between I2and 13, all of the parallel-side-wall stripes are 
chopped and none of the antiparallel-side-wall stripes 
are chopped. Between I3 and 14, some of the antiparal- 
lel-side-wall stripes are chopped. At chopping currents 
larger than 14, all of the stripes are chopped. Thus, if a 
chopping current of amplitude between 12 and 13 is 
applied to the stripes shown in FIG. 106, then stripes A 
and D will be chopped and stripes B and C will not. The 
result is shown in FIG. lOd, where three bubbles are 
created to represent the “1001” data pattern. The infor- 
mation is then detected by inspecting the presence and 
absence of the bubble. 
The margin of the chopping current amplitude is 
found to be very small and dependent on material. In 
many cases, the margin does not exist, i.e., I2 is greater 
than 13. 
The solution is to use a current larger than 4 to chop 
all the stripes. The resultant bubbles contain two or no 
VBLs, depending on whether the stripe head contains a 
VBL or not. The unichiral bubbles can be separated 
from the bubble string, so that the bubbles containing 
two VBLs represent the data pattern stored in the 
stripe. This new read method avoids the narrow margin 
problem of the existing read method and is independent 
of the material. 
Assuming the same “!OOl” data pattern as shown in 
FIG. loa, after applying a current larger than 4 to chop 
all the stripes, the result is shown in FIG. lla. The A 
and D bubbles, created from the A and D stripes, each 
contain two VBLs. The B and C bubbles, created from 
the B and C stripes, contain no VBL, making them 
unichiral bubbles (also called unchiral bubbles). A chi- 
ral bubble is a bubble whose wall contains a VBL pair. 
These four bubbles are propagated by a dualconductor 
major line into the sorter, as shown in FIG. 116, where 
only one layer of the meandering conductor pattern is 
shown. The sorter is the area where the width of the 
meander conductor gradually increases. The principle 
of the sorter operation is based on the gyrotropic deflec- 
tion of the bubble propagation. For a bubble containing 
two VBLs, it propagates in the direction of the mag- 
netic field gradient. For a bubble containing no VBLs, 
it propagates roughly at a 45 degree angle with respect 
to the field gradient direction. Therefore, after four 
propagation cycles, the B and C bubbles are on the left 
with respect to the A and D bubbles as shown in FIG. 
llc. By placing the bubble detector in line with the 
straight propagation path, only the bubbles with two 
VBLs will be detected, thus producing the “1001” data 
pattern. A bubble annihilator is needed on the left hand 
side to collapse the bubbles with no VBLs as shown in 
FIG. lld. 
This reading scheme does not rely on the small differ- 
ence between the chopping current of the two different 
side wall state stripes. The gyrotropic deflection of the 
bubble is a much more reliable method for detection. 
Another read gate configuration makes use of the fact 
that, in general, the force exerted on a stripe head by a 
vertical magnetic field is directed at an angle a = tan- 
(KS), where K is a constant and S is the net Chirality 
summed over the Bloch wall subjected to the field of 
the stripe expander conductor. 
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Assume that a stripe contains no Bloch pair, as shown 
in FIG. 120. Thus, the wall is unichiral and S#O, SO 
af0. Thus when the stripe expander conductor is ener- 
gized, the stripe head deflects, as shown in FIG. 126, 
and if the “B” chopping conductor is energized, will be 
cut, yielding a bubble, as shown in FIG. 12, which 
bubble can be transferred through the major line and 
detected, producing an electronic signal unequal to 
Zero. 
On the other hand, if it is assumed that there is a 
Bloch line pair in the stripe head as shown in FIG. 13a, 
it will be split as shown in FIG. 136 when the stripe 
expander conductor is pulsed, placing a single Bloch 
line near the head and reducing the net chirality sum, S ,  
to zero, so a=O. Thus the stripe expands straight ahead, 
missing chopping conductor B and not being chopped 
by B when it is pulsed, so yielding no new bubble in the 
major line. Thus the electronic signal is zero. 
If it is preferred that a bubble be delivered to the 
major line if a VBL pair was present and not be deliv- 
ered if the pair was not present, then conductor “A” can 
be pulsed instead of conductor “B’, with the resulting 
bubble as shown in FIG. 13c. 
In many applications, nonvolatile secondary memory 
is achieved by using magnetic disk recording. While 
areal density improvements are underway in magnetic 
recording, the fact that they are mechanical systems 
limits their reliability, volumetric data storage capacity, 
access time, data rate, and usefulness in harsh environ- 
ments such as in spaceflight. 
The solution to these problems, as described below, is 
to use the VBL memory chip as a module, which stores 
a two-dimensional array of VBLs. These modules are 
stacked to form a three-dimensional memory system. 
Each VBL memory module provides high reliability, 
large areal density, short access time, and radiation 
hardness. Since the VBL memory module chip is only 
20 rail thick, the stacking of these chips provides a large 
volumetric storage capacity. Parallel read out can be 
performed across all the module and within each mod- 
ule. Thus, very high data transfer rate can be achieved. 
The block diagram of a VBL memory module chip is 
shown in FIG. 14. The VBLs are stored in a linear array 
of parallel stripe domains which are called minor loops. 
The VBLs are propagated around the minor loops by a 
global magnetic pulse field. At both ends of the stripes, 
a structure called read/write gate is implemented on the 
chip to convert the presence and absence of a VBL in 
the minor loop into the presence and absence of a bub- 
ble in the major line, during the read back mode; and 
vice versa during the write mode. The bubbles in the 
major line are propagated into the stripe detector region 
and are expanded into long stripes. A magnetoresistive 
detector is deposited on the chip to detect the presence 
and absence of the magnetic stripe domains. For the 
sake of discussion, the data transfer rate of this module 
is L hXbit/sec. 
FIG. 15 shows a view of a few modules in layers that 
comprise the three-dimensional memory system. The 
modules are stacked on top of each other. All the mod- 
ules are operated in parallel. Therefore, the total data 
transfer rate in NxL Mbithec, where N is the number of 
modules in the memory system. 
To further improve the data transfer rate of the 3-D 
memory system two other sensing methods can be used, 
namely, Hall effect sensing and optical sensing via the 
Faraday effect. 
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A block diagram of a VBL memory module using 
Hall effect sensing is shown in FIG. 16. Instead of prop- 
agating the bubbles in the major line to a stripe detector 
for data detection, ~~1 are deposited on 
3. The improvement recited in claim 1 further com- 
prising a bubble annihilator to collapse the unchiral 
4. A method for improving the reliability of readback 
stripes, some of such stripes having a VBL pair repre- 
senting a binary 6‘1,, and not having 
such a vBL pair, the absence of a VBL pair represent- 
ing a binary “0”; the method comprising the steps of: 
(a) applying a chopping current to all of said stripes, 
said chopping current having a sufficient magni- 
tude to chop all of the stripes of said memory sys- 
tem irrespective of whether a VBL pair is con- 
tained within each such stripe; said chopping cur- 
rent forming chiral bubbles from stripes having a 
VBL pair and forming unchiral bubbles from 
stripes not having a VBL pair; 
(b) sorting said chiral bubbles and said unchiral bub- 
bles for collapsing all of said unchiral bubbles; and 
(c) detecting said &ird bubbles. 
5. me method recited in claim 4 wherein said 
the major line to detect the bubbles in situ. One Hall in VBL memory system Of the type having a plurality Of 
Sensor is needed for every minor loop so that the data 
transfer rate of each module is MxP Mbit/sec, where M 
is the number of the minor loops in a module and P is 
the data transfer rate of each minor loop. Because all the 10 
modules can be operated in parallel, the total data trans- 
fer rate is MxPxN Mbithec. 
A block diagram of a three-dimensional VBL mem- 
ory system using optical sensing is shown in FIG. 17. 
The stack of the VBL memory module is placed be- 15 
tween an array of laser diodes with a polarizer on one 
side and an array of photodetectors and an analyzer on 
the opposite end. The laser diode array and the polar- 
izer serve as the light source. The analyzer and the 2o 
photodetectors detect the presence and absence of the 
bubble in the memory module- One Photodetector is step utilizes gyrotropic bubble deflection manifested by 
needed for every minor loop, so that the data transfer a difference in the direction of propagation of said chi- 
rate of each module is MxQ Mbithec, where M is the ral and unchiral bubbles relative to the direction of 
number of the minor loops in a module and Q is the data 25 magnetic field gradient to collapse said unchiral bub- 
transfer rate for each minor loop. Because the light goes bles. 
through all the modules, and the can 6. The method recited in claim 4, wherein in said Step 
ing said unchiral bubbles. ule can be read at a time. Therefore, the total data trans- 7. A method of reading data in a VBL memory sys- 
fer rate is MxQ Mbit/sec. The advantage Of this ap- tem, the system of the type having a plurality of stripes 
proach is that there is no need to deposit and pattern the in grooves of a magnetic material subjected to a bias 
sensor on the memory chip. Of course, alignment of the magnetic field and further having a stripe expansion 
module, laser diodes, and Photodetectors is conductor adjacent an end of each such stripe and a first 
necessary. 35 chopping conductor connected to a major line for prop- 
Having thus described various exemplary embodi- agating bubbles in said VBL memory system, the first 
ments of the above-noted improvements, what is chopping conductor being adjacent the expansion con- 
claimed is: ductor for chopping an expanded stripe head in each 
said stripe for transferring a bubble onto the major h e  
Bloch line WBL) memory system of the type having a 40 for determining whether a VBL pair is contained within 
such bubble, the presence or absence of a VBL pair 
pair representing a binary 661,, and of such stripes being determinative of whether the corresponding stripe stored a binary “I” or “O”, respectively; the not having such a VBL pair, the absence of a VBL pair method comprising the steps of: 
a chopping conductor positioned relative to said 
stripes and carrying a chopping current of SUE- 
cient magnitude to chop all of the stripes of said 
memory system irrespective of whether a VBL 
pair is contained within each such stripe; 
said chopping conductor forming chiral bubbles from 
stripes having a VBL pair and forming unchiral 
bubbles from stripes not having a VBL pair; 
a bubble sorter for collapsing all of the unchiral bub- 
bles; and 55 VBL pair, respectively; 
of such 
only detect the net polarization change, only one mod- (b) said collapsing is carried out by the step Of 
30 
1. An improved data readback device for a vertical 
plurality of stripes, some of such stripes having a VBL 
representing a binary “O”; the improvement comprising: 45 (a) a second chopping conductor not con- 
nected to said major line, said second chopping 
conductor being displaced from said first chopping 
conductor connected to said major line; 
(b) positioning said chopping conductors so that upon 
activation of said expansion conductor said stripe 
head expands into adjacency with either said sec- 
ond chopping conductor or said first chopping 
conductor connected to said major line depending 
upon whether said stripe has no VBL pair or has a 
50 
a bubble detector for detecting bubbles having a VBL (‘) to said conductor 
connected to said major line for transferring a bub- 
ble containing a VBL pair to said major line. 
The recited in claim wherein said step (b) 
is carried by utilizing a gyrotropic bubble deflection 
resulting in said deflection of stripe heads having a VBL 
pair to locations different from stripe heads not having 
a VBL pair. 
pair. 
2. The improvement recited in claim 1 wherein said 
bubble sorter utilizes gyrotropic bubble deflection man- 
ifested by a difference in the direction of propagation of 
said chiral and unchiral bubbles relative to the direction 
of magnetic field gradient to collapse said unchiral bub- 
bles. * * * * *  
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